Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture

Figure 1

Functional block diagram of the digitally controlled oscillator.