Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture

Figure 6

The measured synchronization static phase offset at the locked state (𝐹_OUT=167.9 MHz, 𝐹_REF=2.62 MHz).