Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture

<table>The measured spectrum of the <svg height="15.4375" id="M74" style="vertical-align:-3.41936pt" version="1.1" viewbox="0 0 36.1875 15.4375" width="36.1875" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,0,0,-.017,.062,11.113)"><path d="M599 650l-18 -160l-30 -2q-2 70 -11 94q-5 16 -26 24t-75 8h-94q-27 0 -33.5 -6.5t-12.5 -32.5l-43 -226h108q52 0 72.5 5t31 18t28.5 52h28l-40 -200h-28q-1 42 -6 56.5t-24.5 21t-70.5 6.5h-108l-32 -177q-13 -65 1 -80.5t88 -22.5l-8 -28h-279l6 28q61 5 77.5 20.5
t29.5 81.5l72 387l7.5 40.5t1 26.5t-4 18t-15.5 10t-24 6t-37 4l8 28h461z" id="x1D439"></path></g>
<g transform="matrix(.012,0,0,-.012,10.638,15.188)"><path d="M381 665q131 0 226.5 -93t95.5 -239q0 -158 -96 -253t-238 -95q-137 0 -231 95t-94 238q0 142 92.5 244.5t244.5 102.5zM359 629q-89 0 -151 -74.5t-62 -208.5q0 -141 69 -233t175 -92q90 0 150.5 74t60.5 211q0 152 -69 237.5t-173 85.5z" id="x4F"></path></g><g transform="matrix(.012,0,0,-.012,19.407,15.188)"><path d="M716 650v-28q-46 -3 -65 -15.5t-22 -43.5q-6 -54 -6 -162v-82q0 -184 -75 -264q-68 -69 -180 -69q-98 0 -160 48q-88 67 -88 238v249q0 66 -13.5 81t-73.5 20v28h258v-28q-59 -4 -72.5 -19t-13.5 -82v-227q0 -122 48 -188t140 -66q189 0 189 286v75q0 111 -7 165
q-4 29 -24 40.5t-73 15.5v28h238z" id="x55"></path></g><g transform="matrix(.012,0,0,-.012,28.164,15.188)"><path d="M592 498l-30 -3q-13 63 -31 89q-13 19 -33.5 25.5t-75.5 6.5h-70v-493q0 -60 16 -75.5t86 -19.5v-28h-286v28q68 4 83.5 19.5t15.5 75.5v493h-62q-60 0 -83 -7t-33 -24q-12 -17 -32 -90h-29q10 116 12 180h20q10 -16 21 -20.5t34 -4.5h395q19 0 28.5 5t21.5 20h21
q2 -89 11 -177z" id="x54"></path></g>
</svg> signal at 167.9 MHz.</table>

VLSI Design

fig9

Figure 9

Figure 9: Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture 