Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 1

Delay-insensitive dual-rail data encoding and 4-phase handshaking.