Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 11

Weakly indicating heterogeneously encoded dual-bit adder module.