Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 4

Proposed weak-indication full adder design (SSSC_DRE adder).