Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 5

n-bit dual-rail encoded self-timed carry-ripple adder structure.