Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 7

Hybrid input encoded full adder block (SSSC_HIE_NRL adder).