Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 8

Hybrid input encoded full adder including redundancy (SSSC_HIE_RL adder).