Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper

Figure 2

Baseline prototyping flow (evaluation time for 𝑁 candidate architectures can be measured to be approximately 𝑁 hours for a typical design case like those presented in Section 7).