Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper

Figure 3

Prototyping flow extended with runtime reconfiguration capabilities (evaluation time for 𝑁 candidate architectures is approximately 1 hour and 𝑁×20 seconds).