Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper

<table>Power consumption for each FU in a particular configuration, composed of four issue slots, with register files of 16 entries, reported in <svg height="15.6125" id="M156" style="vertical-align:-3.56265pt" version="1.1" viewbox="0 0 36.625 15.6125" width="36.625" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.112)"><use xlink:href="#x52"></use></g><g transform="matrix(.017,-0,0,-.017,10.619,11.112)"><use xlink:href="#x1D707"></use></g><g transform="matrix(.017,-0,0,-.017,20.053,11.112)"><use xlink:href="#x57"></use></g>
</svg>.</table>

VLSI Design

fig6

Figure 6

Figure 6: Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper 