Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper

Table 4

FPGA critical path overhead figures.

	Critical path
Largest configuration	9.809 ns
WCC	9.817 ns