Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms

Figure 1

Steps of the edge-based stereo correspondence process.