602737.fig.005a
(a)
602737.fig.005b
(b)
Figure 5: On-chip memory arrangements for the reference and target image data.