(a)
(b)
Figure 5:
On-chip memory arrangements for the reference and target image data.
