VLSI Design

Research Article

Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms

Figure 7

Architecture of the cost aggregator and WTA.
602737.fig.007