Low-Complexity Hierarchical Mode Decision Algorithms Targeting VLSI Architecture Design for the H.264/AVC Video Encoder

Figure 16

Schedule diagram of the intra-frame decision architecture.