Table 5: Synthesis results for the intraframe mode decision architecture.

FPGA Altera Stratix IITSMC 0.18 μm standard cells
Number of ALUTsNumber of DLRsFrequency (MHz)Area (Number of gates)Frequency (MHz)

3,2672,31298.4328,518129.10