<svg style="vertical-align:-0.0pt;width:21.2125px;" id="M1" height="14.7625" version="1.1" viewBox="0 0 21.2125 14.7625" width="21.2125"  xmlns="http://www.w3.org/2000/svg">
	<g transform="matrix(1.25,0,0,-1.25,0,14.7625)">
		<g transform="translate(72,-60.19)">
			<text transform="matrix(1,0,0,-1,-71.95,60.24)">
				<tspan style="font-size: 17.93px; " x="0" y="0">𝑁</tspan>
			</text>

		</g>
	</g>
</svg> Point DCT VLSI Architecture for Emerging HEVC Standard

<table>Top level hardware architecture of DCT.</table>

VLSI Design

fig1

Figure 1

Figure 1: <svg style="vertical-align:-0.0pt;width:21.2125px;" id="M1" height="14.7625" version="1.1" viewBox="0 0 21.2125 14.7625" width="21.2125"  xmlns="http://www.w3.org/2000/svg">
	<g transform="matrix(1.25,0,0,-1.25,0,14.7625)">
		<g transform="translate(72,-60.19)">
			<text transform="matrix(1,0,0,-1,-71.95,60.24)">
				<tspan style="font-size: 17.93px; " x="0" y="0">𝑁</tspan>
			</text>

		</g>
	</g>
</svg> Point DCT VLSI Architecture for Emerging HEVC Standard 

VLSI Design

𝑁 Point DCT VLSI Architecture for Emerging HEVC Standard

Figure 1

Point DCT VLSI Architecture for Emerging HEVC Standard