Communication and Memory Architecture Design of Application-Specific High-End Multiprocessors

Figure 2

Area versus access time of multi-port memory characterized for CMOS 90 nm process using HP CACTI 5.3 cache/memory compiler.