Research Article
Communication and Memory Architecture Design of Application-Specific High-End Multiprocessors
Table 3
Data distribution and assignment in the partitioned memory () for an architecture instance with the combined processing parallelism both for the CNP and VNP processors.
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||