Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2012
/
Article
/
Fig 10
/
Review Article
Design Space of Flexible Multigigabit LDPC Decoders
Figure 10
Physical design of the column-based LDPC decoder. The four check node groups are located in the top and right. The channel RAM is split in two parts and located in the bottom corners.