Design Space of Flexible Multigigabit LDPC Decoders

<table>State-of-the-art decoder processing <svg height="11.175" id="M45" style="vertical-align:-0.0pt" version="1.1" viewbox="0 0 10.9375 11.175" width="10.9375" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.113)"><use xlink:href="#x1D443"></use></g>
</svg> CNs and <svg height="11.175" id="M46" style="vertical-align:-0.0pt" version="1.1" viewbox="0 0 36.625 11.175" width="36.625" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.113)"><path d="M456 178h-96v-72q0 -51 12.5 -62.5t72.5 -16.5v-27h-256v27q65 5 78 17t13 62v72h-260v28q182 271 300 426h40v-407h96v-47zM280 225v295h-2q-107 -148 -196 -295h198z" id="x34"></path></g><g transform="matrix(.017,-0,0,-.017,11.996,11.113)"><use xlink:href="#xD7"></use></g><g transform="matrix(.017,-0,0,-.017,25.748,11.113)"><use xlink:href="#x1D443"></use></g>
</svg> VNs per cycle.</table>

VLSI Design

Design Space of Flexible Multigigabit LDPC Decoders

Figure 3