A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

Figure 1

A typical symmetric FPGA model and its routing resources.