Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL

Figure 1

Logic scheme for fulladder cell.