VLSI Design

Research Article

Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL

Figure 3

Control and regeneration (C&R) block.
157872.fig.003