Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 10
/
Research Article
Verification of Mixed-Signal Systems with Affine Arithmetic Assertions
Figure 10
PLL model with the filter time delay.
