Verification of Mixed-Signal Systems with Affine Arithmetic Assertions

<table>Linearization of exponential function <svg height="13.95" id="M61" style="vertical-align:-0.1638pt" version="1.1" viewbox="0 0 20.512501 13.95" width="20.512501" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,13.688)"><path d="M391 364q0 -28 -20.5 -53.5t-50 -43.5t-70 -34t-73.5 -25t-68 -17v-29q0 -48 20 -81t65 -33q73 0 157 76l16 -23q-107 -113 -221 -113q-21 0 -40.5 6.5t-39 22t-31.5 47t-12 75.5q0 69 33.5 139.5t95.5 114.5q77 55 143 55q42 0 69 -24.5t27 -59.5zM313 350
q0 26 -14.5 40.5t-37.5 14.5q-32 0 -44 -7q-82 -46 -104 -175q200 49 200 127z" id="x1D452"></path></g>
<g transform="matrix(.012,-0,0,-.012,7.1,5.525)"><path d="M535 230h-483v50h483v-50z" id="x2212"></path></g><g transform="matrix(.012,-0,0,-.012,14.085,5.525)"><path d="M471 456q-22 -60 -37 -85q-20 -3 -84 -3q-9 0 -29 2t-29 2q-38 -145 -54 -234q-15 -80 14 -80q23 0 68 38l14 -25q-78 -83 -137 -83q-50 0 -50 64q0 25 7 57l67 266q-57 4 -98 -9t-80 -49l-20 21q14 18 27 31t36.5 30t56.5 26t73 9q26 0 82.5 -2t89.5 -2q21 0 32 5t24 24
z" id="x1D70F"></path></g>
</svg>.</table>

VLSI Design

fig3

Figure 3

Figure 3: Verification of Mixed-Signal Systems with Affine Arithmetic Assertions 