Verification of Mixed-Signal Systems with Affine Arithmetic Assertions

<table><svg height="15.4" id="M200" style="vertical-align:-3.3907pt" version="1.1" viewbox="0 0 22.5625 15.4" width="22.5625" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.112)"><path d="M998 650l-8 -28q-71 -4 -86 -16t-22 -69l-50 -397q-3 -28 -4.5 -44t2 -29t6.5 -18.5t17 -10.5t24.5 -6.5t37.5 -3.5l-8 -28h-271l7 28q63 6 78 22t25 90l60 415h-2l-353 -552h-23l-130 536h-2l-70 -254q-44 -158 -47 -188q-5 -38 9 -51t71 -18l-6 -28h-241l8 28
q45 4 67 18.5t35 45.5q16 38 74 233l52 173q24 79 11.5 98t-89.5 26l6 28h177l136 -508l337 508h172z" id="x1D440"></path></g>
<g transform="matrix(.012,-0,0,-.012,17.412,15.187)"><path d="M352 391q0 -31 -27 -44q-14 -7 -24 6q-39 48 -84 48q-23 0 -39.5 -15t-16.5 -40q0 -43 73 -90q49 -32 70 -58t21 -57q0 -58 -62 -105.5t-129 -47.5q-40 0 -75.5 25t-35.5 52q0 28 32 46q7 4 15 3t11 -6q19 -31 48.5 -50.5t54.5 -19.5q34 0 54 19.5t20 42.5q0 43 -65 81
q-97 56 -97 123q0 50 51 96q19 17 58 32.5t62 15.5q37 0 61 -18t24 -39z" id="x1D460"></path></g>
</svg> calculation block diagram for parameter uncertainty.</table>

VLSI Design

fig7

Figure 7

Figure 7: Verification of Mixed-Signal Systems with Affine Arithmetic Assertions 