FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 10

Timing diagram of the fault tolerant sparse Kogge-Stone adder.