FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 11

Simulation of a fault-injection into the fault tolerant sparse Kogge-Stone adder.