FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 13

Implementation of graceful degradation on a sparse Kogge-Stone adder.