FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders
Figure 14
Simulation results for a 64-bit graceful degradation sparse Kogge-Stone adder.: (a) normal operation and (b) injection of a fault when , a = b = “ffffffffffffffff”. The correct sum is obtained at cycle 7 (“fffffffffffffffe”).
