FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 15

Amount of LUT resources used from FPGA synthesis of the adders.