FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 16

Delay of fault tolerant adders on a Spartan 3E FPGA from the synthesis reports.