FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 18

Measured delay of FT adders on a Spartan 3E FPGA.