Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 3
/
Research Article
FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders
Figure 3
Illustration of a 16-bit Kogge-Stone adder.
