FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

Figure 6

Implementation of triple mode redundancy.