FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders
Figure 7
Illustration of the roving test method: (a) block 1 is under test, while remaining blocks remain operational, (b) block 1 returns to operation, while block 2 now undergoes testing.
