Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor

Figure 13

It is not complicated to manipulate the hazard for each stage with four clock cycles.