Faster and Energy-Efficient Signed Multipliers

<table>Partitioning the partial products: (a) partial-product array diagram for <svg height="11.125" id="M9" style="vertical-align:-0.1638pt" version="1.1" viewbox="0 0 33.974998 11.125" width="33.974998" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,10.862)"><path d="M249 635q70 0 116 -43t46 -105q0 -46 -28 -80q-22 -25 -80 -64q62 -35 97 -75t35 -99q0 -81 -63 -131t-135 -50q-83 0 -137.5 45.5t-54.5 123.5q0 52 45 95q29 28 89 64q-109 62 -109 155q0 66 50.5 115t128.5 49zM238 603q-42 0 -67.5 -31t-25.5 -72q0 -50 32.5 -79.5
t98.5 -62.5q61 48 61 124q0 59 -29.5 90t-69.5 31zM248 20q46 0 76.5 33.5t30.5 89.5q0 50 -39 85.5t-110 71.5q-81 -54 -81 -137q0 -67 35.5 -105t87.5 -38z" id="x38"></path></g><g transform="matrix(.017,-0,0,-.017,11.996,10.862)"><path d="M471 153q-22 -15 -61 -13q-25 31 -45.5 49.5t-56.5 41.5q4 -71 28 -134q-17 -33 -42 -46q-24 12 -42 46q24 63 28 134q-36 -23 -56.5 -41.5t-45.5 -49.5q-36 -2 -61 13q0 28 19 59q65 10 130 43q-65 33 -130 43q-19 31 -19 59q22 15 61 13q25 -31 45.5 -49.5t56.5 -41.5
q-4 71 -28 134q17 33 42 46q24 -12 42 -46q-24 -63 -28 -134q36 23 56.5 41.5t45.5 49.5q36 2 61 -13q0 -28 -19 -59q-65 -10 -130 -43q65 -33 130 -43q19 -31 19 -59z" id="x2217"></path></g><g transform="matrix(.017,-0,0,-.017,25.748,10.862)"><path d="M249 635q70 0 116 -43t46 -105q0 -46 -28 -80q-22 -25 -80 -64q62 -35 97 -75t35 -99q0 -81 -63 -131t-135 -50q-83 0 -137.5 45.5t-54.5 123.5q0 52 45 95q29 28 89 64q-109 62 -109 155q0 66 50.5 115t128.5 49zM238 603q-42 0 -67.5 -31t-25.5 -72q0 -50 32.5 -79.5
t98.5 -62.5q61 48 61 124q0 59 -29.5 90t-69.5 31zM248 20q46 0 76.5 33.5t30.5 89.5q0 50 -39 85.5t-110 71.5q-81 -54 -81 -137q0 -67 35.5 -105t87.5 -38z" id="x38"></path></g>
</svg> multiplier, (b) an alternative representation, and (c) partitioned structure of multiplier showing part0 and part1.</table>

VLSI Design

Faster and Energy-Efficient Signed Multipliers

Figure 2