Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 9
/
Research Article
A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation
Figure 9
Profiling tree and HW cycle-accurate model.
