Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 8
/
Research Article
A High-Efficiency Monolithic DC-DC PFM Boost Converter with Parallel Power MOS Technique
Figure 8
Power efficiency of the proposed PFM boost converter at (a) 1.8 V and (b) 2 V output voltages.
(a)
(b)
