A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

<table>General scheme of an ECPA unit.</table>

VLSI Design

Figure 1: A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures 