A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

Figure 3

ECPA architecture template and timing diagram of the adder, for a single-cyle and a two-cycle operations.