Figure 5:
Critical circuit path in the prediction logic implementation.
