A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

Figure 5

Critical circuit path in the prediction logic implementation.