A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

Figure 7

Circuit implementation of the prediction logic example.