VLSI Design

Research Article

Power-Driven Global Routing for Multisupply Voltage Domains

Figure 4

Modeling route capacitance on a GR edge.
905493.fig.004a
(a)
905493.fig.004b
(b)