Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits

Figure 10

Tau model for CMOS “pull down” sub-circuit.