Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits

Figure 13

4-Phase 3-stage Bundled Data Muller pipeline “ring.”